Official title and information are available only for Plus and Premium subscribers.
Patent Pending Some digital data streams, especially high-speed serial data streams (such as the raw stream of data from the magnetic head of a disk drive) are sent without an accompanying clock signal. The receiver generates a clock from an approximate frequency reference, and then phase-aligns to the transitions in the data stream with a phase-locked loop (PLL). This process is commonly known as clock and data recovery (CDR).
To see the additional information details please login and subscribe to a Plus or Premium account.
