Official title and information are available only for Plus and Premium subscribers.
Patent Granted Resolution enhancement technologies are methods used to modify photomasks for integrated circuits (ICs) to compensate for limitations in the lithographic processes used to manufacture the chips. Traditionally, after an IC design has been converted into a physical layout, the timing verified, and the polygons certified to be DRC-clean, the IC was ready for fabrication.
To see the additional information details please login and subscribe to a Plus or Premium account.
