公式タイトルと情報はIP Exchange PlusとPremiumのユーザーのみが利用可能です。
特許 係属中 ath delay fault: This fault is due to the sum of all gate propagation delays along a single path. This fault shows that the delay of one or more paths exceeds the clock period. one major problem in finding delay faults is the number of possible paths in a circuit under test (CUT), which in the worst case can grow exponentially with the number of lines n in the circuit.
追加情報の詳細を見るにはIP Exchange PlusまたはIP Exchange Premiumアカウントにアップグレードする必要があります
