公式タイトルと情報はIP Exchange PlusとPremiumのユーザーのみが利用可能です。
特許 権利維持 The present invention provides a semiconductor device. In order to obtain substantially identical operation speed of a p-type MOS transistor and n-type MOS transistor constituting the CMOS circuit, the n-type MOS transistor has a three-dimensional structure having channel regions on both of the surface (100) and the surface (110) and the p-type MOS transistor has a planer structure having a channel region only on the surface (110).